
TASK
CONTROL
BUS
TASK
TO READ
TASK
TO WRITE
CLOCK SRAM
CLOCK A
CLOCK B
A/B
SRAM
TASK
TO READ
TASK
TO WRITE
CLOCK
2
A/B
A
MUX
B
14
D
Q
LATCH
CLOCK
3
A/B
A
MUX
B
13
A/B
A
MUX
B
15
D
Q
LATCH
CLOCK
4
A/B
A
MUX
B
17
CPU
1

FIG. 1


T0
Interrupt occurs
New Interrupt Priority ≥ Running priority
T1
A/B Switch
Run Awaiting Task
Write Standby Task
Read New Task
T2
Run New Task
A/B Switch
T3

Fig. 2

Set Interrupt Enable latch if: Link Register task decoder asserted & LINKED

Clear Interrupt Enable latch IEL if: Link register task decoder & not LINKEED, and write
or: Running task decoder asserted & LINKED

LINKED	write	Link register	Run task	Set/Clear IEL
1	0	1	0	SET
0	1	1	0	CLEAR
1	0	0	1	CLEAR
		Everything Else		Nothing

Fig. 3A


TASK # DECODER
102
82
TASK # DECODER
LINK REGISTER OF RUNNING TASK
81
CPU BUS
WRITE
TOGGLE
100
LINKED LATCHES Q
83
103
SET
98
101
CLEAR
104
97
INTERRUPT ENABLE Q LATCH
TASK CONTROLLER BUS
20
TASK SWITCH CONTROLLER
NEXT TASK & PRIORITY
19
PRIORITY SELECTOR
91
TIMEOUT COUNTER REGISTER
99
96
INTERRUPT ENABLE CONTROL
95
TASK PRIORITY 1+
CPU BUS
90
HARDWARE INTERRUPT
93
START
LOAD
92
94
DEADLINE RATE LATCH
TASK DEADLINE PRIORITY COUNTER
WAITING TASK DEADLINE INCREMENT MUX
CPU BUS
PER TASK

Fig.3


TASK CONTROL BUS
TASK TO READ
TASK TO WRITE
CLOCK SRAM
CLOCK A
CLOCK B
CLOCK C
CPU/RAM
SRAM
TASK TO READ
TASK TO WRITE
CPU/ RAM
CLOCK
2
A
MUX
B
14
D
Q
LATCH
CLOCK
3
ABC
A
B MUX
C
40
15
4
41
42
43
CPU
1

FIG. 4


task/trace
A
MUX
B
trace
50 write
TRACE
SRAM
2a
51
trace read
Trace
Read
Bus
TASK
TO READ
SRAM
TASK
TO WRITE
2
CLOCK
A/B
TASK
TO READ
TASK
TO WRITE
TASK
CONTROL
BUS
MUX
14
D
Q
LATCH
CLOCK
3
A/B
MUX
13
CLOCK SRAM
CLOCK A
CLOCK B
A/B
MUX
15
LATCH
CLOCK
4
A/B
MUX
17
CPU
1

FIG. 5


trigger
test
point
test
point
mux
test
logic
trace
controller
trace
read
task/trace
trace
write
60
61
62

FIG. 6


T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14
CLOCK
VIDEO PIXEL CLOCK
VIDEO BUFFER EMPTY INTERRUPT
A/D
VIDEO TASK
TASK READ ADDRESS
VIDEO TASK
AUDIO TASK
PREVIOUS TASK
TASK WRITE ADDRESS
PREVIOUS TASK
PREVIOUS TASK
VIDEO TASK
AUDIO REGISTER EMPTY INTERRUPT
AUDIO TASK
CLOCK A
CLOCK B
CLOCK SRAM
PREVIOUS TASK

Fig.7